A Model Checking Verification Environment for Uml Statecharts
نویسندگان
چکیده
In this paper we present the state/event-based temporal logic μUCTL which is a logic oriented towards a natural description of dynamic properties of UML models. This logic allows to specify the basic properties that a runtime system configuration should satisfy and to combine these basic predicates with logic and temporal operators which allow to take into consideration also the events performed by the system when evolving from one system configuration to another. Doubly Labelled Transition Systems are the semantic domain for μUCTL. The logic is supported by a prototypical verification environment under development at ISTI built around the ”on the fly” UMC model checker.
منابع مشابه
An experience on using simulation environment DYANA augmented with UPPAAL for verification of embedded systems defined by UML statecharts
DYANA 1 is an environment designed for development of distributed systems. We demonstrate that DYANA augmented with UPPAAL is well suited for simulation and model checking of real-time embedded system designs defined with UML statecharts. To this end, we present the case studies of onboard systems for cars and aircrafts as well as of a general-purpose fault-tolerant system for running parallel ...
متن کاملValidating time-constrained systems using UML Statecharts Patterns and Timed Automata Observers
The work presented in this paper is part of a project that aims to develop of a new approach to time-constrained system verification based on UML. In fact, being relatively easy to learn and use, UML is very popular, unlike formal methods. Nevertheless, formal models provide developers with several advantages: they can be used for activities, such as properties verification, which are crucial f...
متن کاملA Probabilistic Extension of UML Statecharts Specification and Verification
This paper is the extended technical report that corresponds to a published paper [14]. This paper introduces means to specify system randomness within UML statecharts, and to verify probabilistic temporal properties over such enhanced statecharts which we call probabilistic UML statecharts. To achieve this, we develop a general recipe to extend a statechart semantics with discrete probability ...
متن کاملDesign and Verification of Industrial Logic Controllers with UML and Statecharts
The paper describes a methodological framework that aims to apply formal design and verification techniques to the domain of Logic Control and Supervision for Manufacturing Systems. The methodology is based on a Object-Oriented approach, supported by a syntactical and semantical adaptation of the semi-formal software specification languages UML and Statecharts. The modeling languages has been s...
متن کاملTransforming UML ‘Collaborating’ Statecharts for Verification and Simulation∗
Due to the increasing complexity of real world problems, it is costly and difficult to validate today’s software-intensive systems. The research reported in the paper describes our experiences in developing and applying a set of methodologies for specifying, verifying, and validating system temporal behavior expressed as UML statecharts. The methods combine such techniques/paradigms and technol...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2005